



# FQB33N10L / FQI33N10L

### 100V LOGIC N-Channel MOSFET

#### **General Description**


These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for low voltage applications such as high efficiency switching DC/DC converters, and DC motor control.

#### **Features**

- 33A, 100V,  $R_{DS(on)} = 0.052\Omega @V_{GS} = 10 \text{ V}$
- Low gate charge (typical 30 nC)
- Low Crss (typical 70 pF)
- Fast switching
- 100% avalanche tested
- · Improved dv/dt capability
- 175°C maximum junction temperature rating
- · RoHS Compliant





# **Absolute Maximum Ratings** $T_C = 25$ °C unless otherwise noted

Symbol	Parameter		FQB33N10L / FQI33N10L	Units	
V <sub>DSS</sub>	Drain-Source Voltage		100	V	
I <sub>D</sub>	Drain Current - Continuous (T <sub>C</sub> = 25°C)		33	Α	
	- Continuous (T <sub>C</sub> = 100°C)		23	Α	
I <sub>DM</sub>	Drain Current - Pulsed	(Note 1)	132	А	
V <sub>GSS</sub>	Gate-Source Voltage		± 20	V	
E <sub>AS</sub>	Single Pulsed Avalanche Energy	(Note 2)	430	mJ	
I <sub>AR</sub>	Avalanche Current	(Note 1)	33	А	
E <sub>AR</sub>	Repetitive Avalanche Energy	(Note 1)	12.7	mJ	
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	6.0	V/ns	
$P_{D}$	Power Dissipation (T <sub>A</sub> = 25°C) *		3.75	W	
	Power Dissipation (T <sub>C</sub> = 25°C)		127	W	
	- Derate above 25°C		0.85	W/°C	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range		-55 to +175	°C	
T <sub>L</sub>	Maximum lead temperature for soldering purposes,  1/8" from case for 5 seconds		300	°C	

# **Thermal Characteristics**

Symbol	Parameter	Тур	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case		1.18	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient *		40	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient		62.5	°C/W

<sup>\*</sup> When mounted on the minimum pad size recommended (PCB Mount)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Cha	aracteristics					
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA				V
ΔBV <sub>DSS</sub> / ΔΤ <sub>J</sub>	Breakdown Voltage Temperature Coefficient	$I_D = 250 \mu\text{A}$ , Referenced to 25°C		0.09		V/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 100 V, V <sub>GS</sub> = 0 V			1	μΑ
		V <sub>DS</sub> = 80 V, T <sub>C</sub> = 150°C			10	μΑ
I <sub>GSSF</sub>	Gate-Body Leakage Current, Forward	V <sub>GS</sub> = 20 V, V <sub>DS</sub> = 0 V			100	nA
I <sub>GSSR</sub>	Gate-Body Leakage Current, Reverse	V <sub>GS</sub> = -20 V, V <sub>DS</sub> = 0 V			-100	nA
On Cha	aracteristics		·			
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$	1.0		2.0	V
R <sub>DS(on)</sub>	Static Drain-Source	$V_{GS} = 10 \text{ V}, I_D = 16.5 \text{ A}$		0.039	0.052	
D3(0H)	On-Resistance	$V_{GS} = 5 \text{ V, } I_{D} = 16.5 \text{ A}$		0.043		Ω
9 <sub>FS</sub>	Forward Transconductance	$V_{DS} = 30 \text{ V}, I_{D} = 16.5 \text{ A}$ (Note	e 4)	27		S
-						
	Input Capacitance Output Capacitance	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0  MHz		1250 305	1630 400	pF pF
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	' '	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz				
C <sub>oss</sub>	Output Capacitance Reverse Transfer Capacitance			305	400	pF
C <sub>oss</sub> C <sub>rss</sub> Switchi	Output Capacitance Reverse Transfer Capacitance ing Characteristics	f = 1.0 MHz		305 70	400 90	pF pF
$C_{oss}$ $C_{rss}$ Switchi $t_{d(on)}$	Output Capacitance Reverse Transfer Capacitance  ing Characteristics Turn-On Delay Time	f = 1.0 MHz V <sub>DD</sub> = 50 V, I <sub>D</sub> = 33 A,		305 70	400 90 45	pF pF
$C_{oss}$ $C_{rss}$ Switchi $t_{d(on)}$ $t_r$	Output Capacitance Reverse Transfer Capacitance  ing Characteristics Turn-On Delay Time Turn-On Rise Time	f = 1.0 MHz		305 70	400 90	pF pF
$C_{oss}$ $C_{rss}$ Switchi $t_{d(on)}$ $t_r$ $t_{d(off)}$	Output Capacitance Reverse Transfer Capacitance  ing Characteristics Turn-On Delay Time	f = 1.0 MHz V <sub>DD</sub> = 50 V, I <sub>D</sub> = 33 A,		305 70 17 470	400 90 45 950	pF pF
$C_{oss}$ $C_{rss}$ Switchi $t_{d(on)}$ $t_r$ $t_{d(off)}$	Output Capacitance Reverse Transfer Capacitance  ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time	$f$ = 1.0 MHz $V_{DD} = 50 \text{ V, } I_{D} = 33 \text{ A,}$ $R_{G} = 25 \Omega \tag{Note:}$		305 70 17 470 70	400 90 45 950 150	pF pF ns ns
$C_{OSS}$ $C_{rSS}$ Switchi $t_{d(OI)}$ $t_r$ $t_{d(OII)}$ $t_f$ $Q_g$	Output Capacitance Reverse Transfer Capacitance  ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time	$f = 1.0 \text{ MHz}$ $V_{DD} = 50 \text{ V, } I_D = 33 \text{ A,}$ $R_G = 25 \Omega \qquad \qquad \text{(Note } I_D = 33 \text{ A,}$ $V_{DS} = 80 \text{ V, } I_D = 33 \text{ A,}$		305 70 17 470 70 120	400 90 45 950 150 250	pF pF ns ns ns
$C_{oss}$ $C_{rss}$ Switchi $t_{d(on)}$ $t_r$ $t_{d(off)}$ $t_f$ $C_g$ $C_g$	Output Capacitance Reverse Transfer Capacitance  ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge	$f$ = 1.0 MHz $V_{DD} = 50 \text{ V, } I_{D} = 33 \text{ A,}$ $R_{G} = 25 \Omega \tag{Note:}$	4, 5)	305 70 17 470 70 120 30	400 90 45 950 150 250 40	pF pF ns ns ns ns
$egin{array}{l} C_{oss} \ C_{rss} \ \hline \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $	Output Capacitance Reverse Transfer Capacitance  ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge	$f = 1.0 \text{ MHz}$ $V_{DD} = 50 \text{ V, } I_{D} = 33 \text{ A,}$ $R_{G} = 25 \Omega$ (Note $V_{DS} = 80 \text{ V, } I_{D} = 33 \text{ A,}$ $V_{GS} = 5 \text{ V}$ (Note	4, 5)	305 70 17 470 70 120 30 4.7	400 90 45 950 150 250 40	pF pF ns ns ns ns nc nC
$C_{oss}$ $C_{rss}$ Switchi $t_{d(on)}$ $t_r$ $t_{d(off)}$ $t_f$ $Q_g$ $Q_{gs}$ $Q_{gd}$ Drain-S	Output Capacitance Reverse Transfer Capacitance  ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge	$f = 1.0 \text{ MHz}$ $V_{DD} = 50 \text{ V, } I_D = 33 \text{ A,}$ $R_G = 25 \Omega$ $V_{DS} = 80 \text{ V, } I_D = 33 \text{ A,}$ $V_{GS} = 5 \text{ V}$ (Note and Maximum Ratings)	4, 5)	305 70 17 470 70 120 30 4.7 16	400 90 45 950 150 250 40 	pF pF ns ns ns ns nC nC
Coss Crss  Switchi  td(on) tr  dd(off) tf Qg Qgs Qgs Qgd	Output Capacitance Reverse Transfer Capacitance  ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge  Source Diode Characteristics and Maximum Continuous Drain-Source Diode	$f=1.0 \text{ MHz}$ $V_{DD}=50 \text{ V, } I_{D}=33 \text{ A,}$ $R_{G}=25 \Omega$ $V_{DS}=80 \text{ V, } I_{D}=33 \text{ A,}$ $V_{GS}=5 \text{ V}$ (Note and Maximum Ratings of the Forward Current) (Note and Part of the Part of	  4, 5)  4, 5)	305 70 17 470 70 120 30 4.7 16	400 90 45 950 150 250 40 	pF pF ns ns ns nc nC
Coss Crss  Switchi  td(on) tr  dd(off) tf Qg Qgs Qgs Qgd  Drain-S	Output Capacitance Reverse Transfer Capacitance  ing Characteristics  Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge  Source Diode Characteristics ar  Maximum Continuous Drain-Source Diode F	$f=1.0 \text{ MHz}$ $V_{DD}=50 \text{ V, } I_{D}=33 \text{ A,}$ $R_{G}=25 \Omega$ $V_{DS}=80 \text{ V, } I_{D}=33 \text{ A,}$ $V_{GS}=5 \text{ V}$ (Note and Maximum Ratings of the Forward Current) (Note forward Current) (Note forward Current)	4, 5)  4, 5)    	305 70 17 470 70 120 30 4.7 16	400 90 45 950 150 250 40  	pF pF ns ns ns ns nC nC A A
$egin{array}{l} C_{oss} \ C_{rss} \ \hline \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $	Output Capacitance Reverse Transfer Capacitance  ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge  Source Diode Characteristics and Maximum Continuous Drain-Source Diode	$f=1.0 \text{ MHz}$ $V_{DD}=50 \text{ V, } I_{D}=33 \text{ A,}$ $R_{G}=25 \Omega$ $V_{DS}=80 \text{ V, } I_{D}=33 \text{ A,}$ $V_{GS}=5 \text{ V}$ (Note and Maximum Ratings of the Forward Current) (Note and Part of the Part of	  4, 5)  4, 5)	305 70 17 470 70 120 30 4.7 16	400 90 45 950 150 250 40 	pF pF ns ns ns nc nC

- $\label{eq:Notes:Notes:1} \begin{tabular}{ll} \textbf{Notes:} \\ 1. & \textbf{Repetitive Rating: Pulse width limited by maximum junction temperature} \\ 2. & \textbf{L} = 0.59 \text{mH, } \textbf{I}_{AS} = 33 \text{A, } \textbf{V}_{DD} = 25 \text{V, } \textbf{R}_{G} = 25 \ \Omega, \textbf{Starting } \textbf{T}_{J} = 25 ^{\circ} \textbf{C} \\ 3. & \textbf{I}_{SD} \leq 33 \text{A, } \text{di/dt} \leq 300 \text{A/\mus, } \textbf{V}_{DD} \leq \textbf{BV}_{DSS,} \textbf{Starting } \textbf{T}_{J} = 25 ^{\circ} \textbf{C} \\ 4. & \textbf{Pulse Test: Pulse width} \leq 300 \text{\mus, Duty cycle} \leq 2 \% \\ 5. & \textbf{Essentially independent of operating temperature} \\ \end{tabular}$

# **Typical Characteristics**




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics





Figure 6. Gate Charge Characteristics









Figure 7. Breakdown Voltage Variation vs. Temperature

Figure 8. On-Resistance Variation vs. Temperature






Figure 9. Maximum Safe Operating Area

Figure 10. Maximum Drain Current vs. Case Temperature






Figure 11. Transient Thermal Response Curve

©2008 Fairchild Semiconductor International Rev. A1, Oct 2008


# **Gate Charge Test Circuit & Waveform**




### **Resistive Switching Test Circuit & Waveforms**





### **Unclamped Inductive Switching Test Circuit & Waveforms**




#### Peak Diode Recovery dv/dt Test Circuit & Waveforms









Body Diode Reverse Current







# I<sup>2</sup> - PAK



Dimensions in Millimeters





#### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

Build it Now™ CorePLUS™ CorePOWER™  $CROSSVOLT^{\text{TM}}$ CTI ™

Current Transfer Logic™ FcoSPARK® EfficentMax™ EZSWITCH™ \*

airchild® Fairchild Semiconductor®

FACT Quiet Series™ FACT® FAST® FastvCore™ FlashWriter® \*

FPS™ F-PFS™ FRFET® Global Power Resource<sup>SM</sup> Green FPS™

Green FPS™ e-Series™ GTO™

IntelliMAX™ ISOPI ANAR™ MegaBuck™

MICROCOUPLER™

MicroFET™ MicroPak™ MillerDrive™ MotionMax™ Motion-SPM™ OPTOLOGIC® OPTOPLANAR®

PDP SPM™ Power-SPM™ PowerTrench® PowerXS™

Programmable Active Droop™ QFET

QSTM

Quiet Series™ RapidConfigure™

Saving our world, 1mW /W /kW at a time™ SmartMax™ SMART START™ SPM®

STEALTH™ SuperFET™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS™ SyncFET™

SYSTEM ® GENERAL

The Power Franchise®

uwer P we franchise TinyBoost™ TinyBuck™ TinyLogic<sup>®</sup> TIŃYOPTO™ TinyPower™ TinyPWM™ TinyWire™ μSerDes™

UHC® Ultra FRFET™ UniFET™ VCX™ VisualMax™ XS™

\* EZSWITCH™ and FlashWriter® are trademarks of System General Corporation, used under license by Fairchild Semiconductor

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

EIPE SUPPORT FOLICE.

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Farichild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Farichild strongly encourages customers to purchase Farichild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Farichild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 137